Menu
Outputs
About VERSO
Report an Issue
Sign in
Back
Conference paper
Design of a pipelined adder using skew tolerant domino logic in a 0.35 mu m TSMC process
Vinesh Sukumar
,
Dong Pan
,
Kevin M Buck
,
Herbert Hess
,
Harry W Li
,
Dave Cox
and
Mohammad Mojarradi
Show details for 7 authors
2004 IEEE Workshop on Microelectronic and Electron Devices
2004
DOI:
https://doi.org/10.1109/WMED.2004.1297351
Share
Export
Metrics
Details
Metrics
1
Record Views
Details
Title
Design of a pipelined adder using skew tolerant domino logic in a 0.35 mu m TSMC process
Creators
Vinesh Sukumar - University of Idaho
Dong Pan - University of Idaho
Kevin M Buck - University of Idaho
Herbert Hess - University of Idaho
Harry W Li - University of Idaho
Dave Cox - University of Idaho
Mohammad Mojarradi
Conference
2004 IEEE Workshop on Microelectronic and Electron Devices
Identifiers
996630468701851
Academic Unit
Electrical and Computer Engineering; Center for Clean Vehicle Technology; Center for Secure and Dependable Systems
Language
English
Resource Type
Conference paper
Show the rest
Learn more about VERSO
Report an issue with your profile or research data
Details