Sign in
A multi-level DRAM with fast read and low power consumption
Conference paper

A multi-level DRAM with fast read and low power consumption

2005 IEEE Workshop on Microelectronics and Electron Devices (Boise, Idaho)
2005

Metrics

1 Record Views

Details